Advanced computer architecture : parallelism, scalability, programmability / by Kai Hwang and Naresh Jotwani
Material type: TextPublication details: New Delhi ; McGraw Hill Private Limited, 2012, 2000cEdition: 2nd edDescription: viii, 723 p. : ill. ; 24 cmISBN: 9780070702103 (pbk); 0070702101 (pbk)Subject(s): Computer ArchitectureDDC classification: 005.35Item type | Current library | Call number | Status | Date due | Barcode | Item holds |
---|---|---|---|---|---|---|
Books | Namal Library Computer Science | 005.35 HWA-A 2012 3492 (Browse shelf (Opens below)) | Available | 0003492 |
Browsing Namal Library shelves, Shelving location: Computer Science Close shelf browser (Hides shelf browser)
No cover image available | ||||||||
005.302 GAL-2017 10262 Software quality assurance : from theory to implementation / | 005.302 LIM-S 2011 646 Software quality assurance / | 005.30681 JON-E 2007 262 Estimating software costs : bringing realism to estimating | 005.35 HWA-A 2012 3492 Advanced computer architecture : | 005.35 HWA-A 2012 619 Advanced computer architecture : parallelism, scalability, programmability / | 005.36 BLO-E 2000 7426 Excel for engineers and scientists / | 005.36 RAT-A 2012 4733 Android ndk: discover the native side of Android and inject the power of C/C++ in your applications : beginner's guide/ |
Index included
5.4. Sequential and Weak Consistency Models. Ch. 6. Pipelining and Superscalar Techniques. 6.1. Linear Pipeline Processors. 6.2. Nonlinear Pipeline Processors. 6.3. Instruction Pipeline Design. 6.4. Arithmetic Pipeline Design. 6.5. Superscalar and Superpipeline Design -- pt. III. Parallel and Scalable Architectures. Ch. 7. Multiprocessors and Multicomputers. 7.1. Multiprocessor System Interconnects. 7.2. Cache Coherence and Synchronization Mechanisms. 7.3. Three Generations of Multicomputers. 7.4. Message-Passing Mechanisms. Ch. 8. Multivector and SIMD Computers. 8.1. Vector Processing Principles. 8.2. Multivector Multiprocessors. 8.3. Compound Vector Processing. 8.4. SIMD Computer Organizations. 8.5. The Connection Machine CM-5. Ch. 9. Scalable, Multithreaded, and Dataflow Architectures. 9.1. Latency-Hiding Techniques. 9.2. Principles of Multithreading. 9.3. Fine-Grain Multicomputers. 9.4. Scalable and Multithreaded Architectures. 9.5. Dataflow and Hybrid Architectures. pt. IV. Software for Parallel Programming. Ch. 10. Parallel Models, Languages, and Compilers. 10.1. Parallel Programming Models. 10.2. Parallel Languages and Compilers. 10.3. Dependence Analysis of Data Arrays. 10.4. Code Optimization and Scheduling. 10.5. Loop Parallelization and Pipelining. Ch. 11. Parallel Program Development and Environments. 11.1. Parallel Programming Environments. 11.2. Synchronization and Multiprocessing Modes. 11.3. Shared-Variable Program Structures. 11.4. Message-Passing Program Development. 11.5. Mapping Programs onto Multicomputers. Ch. 12. UNIX, Mach, and OSF/1 for Parallel Computers. 12.1. Multiprocessor UNIX Design Goals. 12.2. Master-Slave and Multithreaded UNIX. 12.3. Multicomputer UNIX Extensions. 12.4. Mach/OS Kernel Architecture. 12.5. OSF/1 Architecture and Applications.
There are no comments on this title.